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SerDes 接口发送端和接收端的电荷泵锁相环，将 25MHz 到 80MHz 的输入信号









采用九级差分结构的环形振荡器，输出 18 个同频率的相位时钟，满足 SerDes 高
速串行数据输出。并且设计了一个简单的电平转换结构，将 VCO 输出信号扩大
到全摆幅，且确保一个宽频带范围内 50%的占空比。分频器采用 D 触发器结构，
以满足高速要求。 后给出整块电路的版图，并提出版图上的一些指导性意见。 
本设计采用 SMIC 0.18um 混合逻辑 1P6M 1.8V/3.3V CMOS 工艺。整体电路
采用高精度数模混合仿真工具进行前仿真和后仿真，仿真结果显示，电路能满足
SerDes 收发器芯片对锁相环时钟电路的要求。 
















Under the development of the network and computer operator speed in recent 
years, a trend of data transmission and study at high-speed serial communication is 
growing. The conventional parallel bus interface technology is unable to meet the 
increasing speed of data transmission. Serial link interface used in optical fiber 
communication in the past ---SerDes is replacing gradually the conventional parallel 
bus interface and becoming the mainstream in high-speed interface technology. 
SerDes is a kind of TMD and point-to-point communication technology. First its 
multi-channels low speed parallel signals was converted into high-speed serial signals 
in the transmitter, though the transmission line, at last the high-speed serial signals 
was converted multi-channels low speed parallel signals in the receiver. This 
technology can utilize channel capacity of transmission line as soon as possible and 
reduce the number of channels, pins and costs. The thesis is implemented a CPPLL 
for the transmitter and receiver of SerDes. It can multiply the frequency of input 
signals ranging from 25MHz to 80MHz with 2 and generates eighteen phase clock of 
the same frequency. The output signals were used as the trigger pulse when serial data 
turn into parallel data. 
Firstly, the thesis analyses all the models of PLL in principle, the it analyses the 
construction and function of every kind of phase detector, electric charge pump, low 
pass filter, voltage controlled oscillator and frequency divider. Contrasting with the 
merit and shortcoming of different structure, we choose the best models combination 
according to the demand. In aspect of circuit implementation, various structures of 
phase frequency detector are discussed, and in order to overcome dead zone of phase 
frequency detector and improve operating frequency of circuit, circuit architectures 
are optimized. To study effect of the non-ideal factors of charge pump such as clock 
feed-through, charge injection and current matching, a dual-path charge pump is 















and Multi-frequency band technology can automatically switch the loop bandwidth, 
reduce the phase noise and improve the capture time. Another, all biasing voltage 
points in the circuit are decide by the control voltage of the VCO, and do not need any     
bandgap circuit. Using nine stages differential structure of loop oscillators generate 
eighteen phase clocks of the same frequency to meet the demands of output 
high-speed serial data transmission. At the same time, a simple level shifter structure 
is designed to amplify the VCO output signal to the full voltage swing and guarantee 
50% duty cycle for a wide range of frequency. In order to reach high-speed, the D 
flip-flop is used in the frequency divider. At last the layout of whole PLL circuit is 
presented, and also there are some advices on the layout. 
The design is fabricated in SMIC 0.18um 1P6M 1.8V/3.3V Mixed-Logic CMOS 
technology. Front-and post-simulation of the whole circuit use high-precision mixed 
signal simulation tools. The result shows that the circuit can satisfy the requirement 
for the clock frequency of SerDes transreceiver chip. 
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图 1.2 高速 SerDes 收发器原理图 
计算机和通讯的结合为 SerDes 技术开辟了更为广阔的应用前景。基于




接口标准主流，其中 2.5Gbps/3.125Gbps 为第一代产品，5Gbps/6.25Gbps 为第二


























表 1.1 串行通信标准 
标准组织 接口速率 主要应用领域 











































的 SerDes 芯片。安华高科技（Avago Technologies） 近推出了 65 纳米制程的
17Gbps SerDes 有效能输出，能节省 25%的能耗和面积。另外，采用的模组化架
构和多重速率使其处理能力具有缩放弹性，可应用于 Ethernet 交换机、路由器及
存储交换设备。该嵌入式 SerDes 在技术上支持 PCI-Express、光纤通讯
（1GFC-16GFC）、CX-4、XAUI/CEI-6G 以及 802.3ap 等标准，同时也适合芯片
间互联以及背板式架构应用。该公司还表示已经在 40 纳米 CMOS 制程上实现了
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